我用两个单元确定我的申请,一个单元是关于阿明的,另一个单元是所谓的缺省。 然后,我为Admin模块创建了一个诱杀装置档案,当我试图将boot锁定为默认模块I时,我便会穿便衣和我一刀撞。
我不敢肯定,我是否完全理解boot锁的动态。 最初,我曾试图把我的缺省模块束缚在手里。 但是,只有我在应用根基(申请/boot/陷阱.php)的boot圈子内安装工作,才能做到:
$moduleLoader->addResourceType( form , modules/default/forms/ , Form );
我是否做了任何错误?
它想到,泽德人对此问题持欢迎态度。 The relevant quote from the bug:
缺省单元之所以能够使用,是因为有文件记载的使用案例——特别是我们如何在Zend_Tool中设定申请,是缺省单元直接使用/包含申请亭。 如果我们允许装设缺省单元的boot锁......我们就会进入休养假。
现在已经解决了这些难题,因此,你可能只需要更新你的泽德框架。
ZF 某些令人厌恶的原因,所有单元的校s都根据一项要求(即使没有要求模块)
因此,你可能与行政和违约模块有一些冲突。
模块校boot在<代码>上加载。 页: 1
resources.frontController.moduleDirectory = APPLICATION_PATH "/modules"
resources.modules[] = ""
And Bootsetto.php
As I understand, using modules allows us to control some dependencies. I mean that we can allow one module to interact with another one but not vise versa. We also can make some reusable things and ...
I m unable to test-run a cssparser that I d like to use. test.py: from css.parse import parse data = """ em { padding: 2px; margin: 1em; border-width: medium; border-style: ...
I am refactoring a hugh action script solution in Flash builder (beta 2) using the flex 4 sdk. The project does NOT use the mx framework. What i want to have is: A big MAIN project several small ...
I encountered a problem when trying to test a module with Test::Unit. What I used to do is this: my_module.rb: class MyModule def my_func 5 # return some value end end test_my_module.rb: ...
I need to limit access of content on Drupal site based on the Drupal User s Role. http://site.com/managers/intro http://site.com/managers/reviews http://site.com/managers/up-for-raises The ...
I want to be able to use a module kept in the lib directory of my source code repository, and I want the only prerequisite for a developer to use the scripts that I m writing is to have a standard ...
I have a Python module with a function in it: == bar.py == def foo(): pass == EOF == And then I import it into the global namespace like so: from bar import * So now the function foo is ...
I have written two modules DLatch and RSLatch and i want to write verilog code to join those two.