是否有任何人这样表明英特尔议会法典如何代表不同核心正在从事的不同工作线? 我假定,你没有每读/分一个组装档案?
www.un.org/Depts/DGACM/index_spanish.htm EDIT: 让我再说一遍:如果想写不同的核心单位的组装,那么能够控制核心X和每个核心(如能够控制核心登记值)之间的沟通情况?
是否有任何人这样表明英特尔议会法典如何代表不同核心正在从事的不同工作线? 我假定,你没有每读/分一个组装档案?
www.un.org/Depts/DGACM/index_spanish.htm EDIT: 让我再说一遍:如果想写不同的核心单位的组装,那么能够控制核心X和每个核心(如能够控制核心登记值)之间的沟通情况?
So you want to start a thread without help from the OS.
关于最近的英特尔加工商,你确实通过消费物价指数的功能启动了第二个核心。 该职能将国际自然及自然资源研究所(Interprocessor Interrupt)发放给停下来的逻辑处理器,然后在作为国际自然及自然资源研究所一部分而指定的一个地址开始执行守则(新版)。
If you really do want to see the gory details, an example is at http://lxr.linux.no/#linux+v3.2/arch/x86/kernel/smpboot.c#L477 .
Further details and documentation is in the Intel® 64 and IA-32 Architectures Software Developer s Manual Volume 3 (System Programming Guide), chapter 8.6. As Intel keeps randomly changing the link, you better find it with google.
在议会一级,阅读像任何其他法典一样。 某些指示有调和作用,如进行原子比较和交换的LOCKCMPXCHG。 但是,总的来说,read子是通过操作系统电话创建和管理的,通常看不到“管道”。 你只是把你的职责之一交给了准备制作的APIC,并开始与(或与)现行法典平行执行。 其余由您负责。
In the OS, threading is implemented by twiddling the stack and other registers in response to timer interrupts. There isn t a "create thread" opcode, as such.
这一切都取决于你的建筑——Windows? 硫丹 宏观顾问 总的来说,你的工作系统将像使用更高语言一样管理read。 从您的法典的角度来看,你需要请操作系统利用你从C处使用过的同一份标书进行校对。
Basically, creating a thread is something you ask the host OS to do, and it s the same basic concept whether you re writing C, assembly, C#, Objective-C, or whatever.
既然是MASM,我会想你再使用Windows。 电话:CreatereadThread, 即通过read开程序地址(以及其他一些障碍)。
<>Update>
你仍然限于本组织给你的东西。 例如,你可以打电话 or SetreadIdealProcessor。 正如马塞洛·坎托斯和汉斯·巴斯登指出的,乐器是由本科而非万国邮联实施的,因此,本科需要与你交谈。
I don t believe Intel processors have a mechanism for passing messages between themselves (other than for very low level and automatic stuff like cache coherency).
是的,你可以。 你们需要写你的本职,以绝对控制。 这是本组织职能的一部分,其向您披露的能力多少取决于本组织。
I am interested in forcing a CPU cache flush in Windows (for benchmarking reasons, I want to emulate starting with no data in CPU cache), preferably a basic C implementation or Win32 call. Is there a ...
Where can I find the names of the new registers for assembly on this architecture? I am referring to registers in X86 like EAX, ESP, EBX, etc. But I d like them in 64bit. I don t think they are the ...
Does 80x86 have instructions for atomically testing and setting individual bits of a word?
I d like to disassemble the MBR (first 512 bytes) of a bootable x86 disk that I have. I have copied the MBR to a file using dd if=/dev/my-device of=mbr bs=512 count=1 Any suggestions for a Linux ...
I know of otool -tv, but I would much rather use the Intel syntax rather than AT&Ts, mainly to easily follow along in a book and not have to look over thousands of % s and $ s. I d also ...
I have an OS Shell written in 32bit that is replacing the Explorer.exe of a Vista machine. I run a utility which is also written in 32bit, which allows to switch between the Explorer shell and My ...
I heard that the Motorola 68000 and Intel x86 architectures handle overflow from left shifting differently. Specifically the 68k LSL vs. the Intel SAL/SHL assembly instructions. Does anyone know the ...
I need to translate what is commented within the method, to assembler. I have a roughly idea, but can t. Anyone can help me please? Is for an Intel x32 architecture: int secuencia ( int n, ...