English 中文(简体)
VHDL/Verilog related programming forums? [closed]
原标题:

Questions asking us to recommend or find a tool, library or favorite off-site resource are off-topic for Stack Overflow as they tend to attract opinionated answers and spam. Instead, describe the problem and what has been done so far to solve it.

Closed 9 years ago.

Hardware design with VHDL or Verilog is more like programming nowadays. However, I see SO members are not so actively talking about VHDL/Verilog programming.

Is there any forum dealing with hardware design with Verilog/VHDL/SystemVerilog or SystemC?

最佳回答

Logic Design was closed because of too little attention. It s now reopened, but interest remains low.

问题回答

IRC: ##verilog, ##vhdl, ##fpga on irc.freenode.net

Netnews: comp.arch.fpga (http://groups.google.com/group/comp.arch.fpga/topics)

comp.lang.vhdl

http://groups.google.com/group/comp.lang.vhdl/

I haven t actively read it in a couple years, but I recall it being a great source, with some very knowledgeable and helpful people. Looking at it now it appears to be getting a lot of spam, which is unfortunate.

Xilinx and Altera FPGA forums deal with different aspects of using Verilog/VHDL for FPGAs.

The Verification Guild forum deals with hardware design verification with Verilog/VHDL/SystemVerilog.

Update: Another forum I discovered recently is: edaboard.com

From the [FPGA|DSP|embedded]related.com pages: www.fpgarelated.com/





相关问题
Understanding types in SystemC

I am a beginner in SystemC programming and there is one thing I noticed (looking in the SystemC official documentation): all types that I used to deal with in VHDL simulations have not been "ported" ...

selective access to bits on datatypes with C++

I m using C++ for hardware-based model design with SystemC. SystemC as a C++ extension introduces specific datatypes useful for signal and byte descriptions. How can I access the first bits of a ...

SystemC Seg Fault on sc_core::sc_in<bool>::read()

I am having a repeating seg fault while using SystemC. During initialization I set a value to 0. During operation of a testbench I am setting this value to 1 in a module (proc). This is a sc_signal ...

Does system C support tri-state logic?

Does System C support tri-state logic? That is, bits that can get 0, 1 or X, where X means "unknown"? If it does, does it also support vectors that can contain Xes, including logic and arithmetic ...

Installing systemc SCV library on x86-64 machine

When I tried to install the SCV library, I came accross with the following problem: "checking build system type... Invalid configuration x86_64-unknown-linux-gnu : machine x86_64-unknown not ...

VHDL/Verilog related programming forums? [closed]

Hardware design with VHDL or Verilog is more like programming nowadays. However, I see SO members are not so actively talking about VHDL/Verilog programming. Is there any forum dealing with hardware ...

热门标签