IEEE vhdl language reference manual only defined a limited set of standard packages.And it do not defined the functionalities on the standard types,such as STD_LOGIC.So there are no standard AND2, INV components/operator.
It seems that Altera s MAX+Plus II do not support AND2, INV component(if there are,please feel free to correct me),but Xilinx Foundation does.
Why IEEE vhdl standard library could not become something like STL in the C++ world?
thanks.
Invert, And, Or,... for std_logic types are supported by IEEE libraries:
a <= b and c
d <= not e
f <= g or h
Your synthesis tool will automatically translate these expressions to the best implementation for your target technology (Xilinx FPGA, Altera FPGA, ASIC, ...). There is no need to explicitly instantiate technology specific components. Instantiating technology specific components might even obstruct optimizations.
You should always try to write your VHDL code technology independent. This allows you to reuse code.
The "components" you are asking for are operators in VHDL.
You can also directly instantiate things like AND2 and INV components, but you will need to build these libraries (or use libraries provided for you).
Because fpga design software is high related to the targeted chip and there are only two enterprise capable to develop such software.Altera s Max+PlusII could only support chips ship from Altera,so does Xilinx.These vendor control the whole progress of fpga design,from software to hardware.Then they tends to develop specific feature targeted on they own platform.So IEEE standard library could not be something like STL in the C++ world.
AND2 is primitive of Altera Max+PlusII,but it is not primitive of Xilinx Webpack.Actually we could desing our own component AND2(which Xilinx choose to provide it within unisim package,but we choose not to load thi package).
INV is not primitive of Altera Max+PlusII,neither Xilinx WebPack.
So this is more of a generic question. I seem to keep finding myself being put on larger and larger projects. Recently I have been assigned to a very large project written in C and VHDL. The goal ...
There was this problem that has been asked about implementing a load byte into a single cycle datapath without having to change the data memory, and the solution was something below. alt text http://...
IEEE vhdl language reference manual only defined a limited set of standard packages.And it do not defined the functionalities on the standard types,such as STD_LOGIC.So there are no standard AND2, INV ...
每个人。
Consider : process(a) According to the text i have : A process is first entered at the time of simulation, at which time it is executed until it suspends itself due to a wait statement or a ...
How do I send data represented by a binary string (e.g. "01011101000100111", length is variable) to an std_logic signal given either fixed delay or clock signal? I want this for a testbench so I d ...
What programming language has short and beautiful grammars (in EBNF)? Some languages are easer to be parsed. Some time ago I have created a simple VHDL parser, but it was very slow. Not because it is ...
I m currently writing a 32Bit ALU (Add/Sub) in VHDL. I ve got a problem with the overflow bit. I can t see when to set the overflow depending on the operation (addition, subtraction) and the input ...